

Re	g. No:]			
SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR															
								OMOU							
	В	.Tech	II Yea	r II S	emest	er Suj	pplem	entary	y Exa	minat	ions (October-2	2020		
								TAL C							
(Electronics & Communication Engineering)															
Time: 3 hoursMax. Marks: 60															
(Answer all Five Units $5 \times 12 = 60$ Marks)															
1	UNIT-I1 a Prove that a low pass circuit acts as an integrator.6														
1			-				-							6M 6M	
	b Design high pass RC circuit for sinusoidal input. 6N OR														
2	a Design	ı high p	ass RC	C circu	it for s	inusoi	dal inj	out. [6]	M]					6M	
	b Define clamper. With the help of neat circuit diagrams and output waveforms,											Explain	6M		
	the working of positive peak and negative peak clamping circuits.														
3	a Elabor	rate al	out r	niece-v	vise	linear			tion f	for a	semi	iconductor	r diode	8M	
U		teristic	-	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	150	linoui	uppr	ommu		u u	Senn		uiouc	0101	
	b Explain the working of transistor as a switch and draw the output characteristics													4M	
4	OR4 Discuss the operation of collector coupled monostable multivibrator with its output waveforms.													12M	
4														12111	
							UNIT	-III							
5											6M				
	b What are the advantages of a miller circuit over Bootstrap sweep ci									o circu	its?		6M		
6	o What	oro tha	taahnia		ad to a	marci	O]		ity of		t annaa	n c?		5M	
6	a What are the techniques used to improve the Linearity of current sweeps?b Discuss about Transistor Current Time Base Generator.											51 VI 7 M			
	D Dibeu	is acou	. ITuns			11110	UNIT							, 11	
7	a Explai	n abou	t unidir	rection	al dio	le sam	pling	gate.						6M	
	b Write	advanta	ages an	d Disa	dvanta	ages of	f samp	ling ga	ate					6M	
0	TT 7 . 1		C			1 • .	0		C C		1	1.			
8	a With tb Derive	-		0		.		U				pling gate		6M 6M	
	D Delive	, expres	510115 1	or the	gam (oue sa	mpiniş	g gaic.		UIVI	
9	a Constr	uct a n	eat dia	gram o	of OR.	AND			s usins	g diod	es.			8 M	
		a Construct a neat diagram of OR, AND & NOT gates using diodes.b Explain the concepts of Open collector													
			. .		-		O	R							
10	With refe (i) Fan ou		-	-	-			lav (iv) Fim	re of N	Aprit			12M	
	(1) 1 all 00	n (11) 18		argin (, m <i>j</i> t l	opagai	.ion ue	iay (1V	<i>)</i> ngu		vici it				

*** END ***